

ICX625ALA

Description

The ICX625ALA is a diagonal 11.016mm (Type 2/3) interline CCD solid-state image sensor with a square pixel array and 5.05M effective pixels. Progressive scan enables all pixel signals to be output separately within approximately 1/15 second, and also output using various addition and elimination methods. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still images without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of Super HAD CCD technology.

Features

- ◆ High horizontal and vertical resolution
- ◆ Supports following readout modes
 - All-pixel scan mode (15 frames/s)
 - 4/16-line readout mode
 - Center scan mode
- ◆ Square pixel
- ◆ Horizontal drive frequency: 60.0MHz
- ◆ No reset gate bias voltage adjustment
- ◆ Substrate bias applied from external method
- ◆ High sensitivity, low dark current, excellent antiblooming characteristics
- ◆ Continuous variable-speed shutter function
- ◆ 28-pin high-precision plastic package

Package

28-pin DIP (Plastic)

Super HAD CCD™


* Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (Hole-Accumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation.

Device Structure

- ◆ Interline CCD image sensor
- ◆ Image size
Diagonal 11.016mm (Type 2/3)
- ◆ Total number of pixels
2536 (H) × 2068 (V) approx. 5.24M pixels
- ◆ Number of effective pixels
2456 (H) × 2058 (V) approx. 5.05M pixels
- ◆ Number of active pixels
2448 (H) × 2050 (V) approx. 5.02M pixels
- ◆ Chip size
9.93mm (H) × 8.70mm (V)
- ◆ Unit cell size
3.45μm (H) × 3.45μm (V)
- ◆ Optical black
Horizontal (H) direction: front 40 pixels (per channel)
Vertical (V) direction: front 8 pixels, rear 2 pixels
- ◆ Number of dummy bits
Horizontal: front 1 (per channel)
Vertical: 1
- ◆ Substrate material
Silicon

Optical Black Position

(Top View)



USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- ◆ The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- ◆ You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- ◆ Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

- ◆ Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

- ◆ If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

- ◆ The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law


- ◆ This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

- ◆ The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	V ϕ 4	Vertical register transfer clock	15	VOUT1	Signal output 1
2	V ϕ 3D	Vertical register transfer clock	16	GND	GND
3	V ϕ 3C	Vertical register transfer clock	17	VDD1	Supply voltage 1
4	V ϕ 3B	Vertical register transfer clock	18	ϕ RG1	Reset gate clock
5	V ϕ 3A	Vertical register transfer clock	19	LH ϕ 1A	Horizontal register final stage transfer clock
6	V ϕ 2D	Vertical register transfer clock	20	H ϕ 1A	Horizontal register transfer clock
7	V ϕ 2C	Vertical register transfer clock	21	H ϕ 2A	Horizontal register transfer clock
8	V ϕ 2B	Vertical register transfer clock	22	H ϕ 2B	Horizontal register transfer clock
9	V ϕ 2A	Vertical register transfer clock	23	H ϕ 1B	Horizontal register transfer clock
10	V ϕ 1	Vertical register transfer clock	24	LH ϕ 1B	Horizontal register final stage transfer clock
11	VL	Protective transistor bias	25	ϕ RG2	Reset gate clock
12	ϕ SUB	Substrate clock	26	VDD2	Supply voltage 2
13	GND	GND	27	GND	GND
14	GND	GND	28	VOUT2	Signal output 2

Absolute Maximum Ratings

Item		Ratings	Unit	Remarks
Against ϕ SUB	VDD1, VDD2, VOUT1, VOUT2, ϕ RG1, ϕ RG2 – ϕ SUB	–40 to +12	V	
	V ϕ 2 α , V ϕ 3 α – ϕ SUB ($\alpha = A$ to D)	–50 to +15	V	
	V ϕ 1, V ϕ 4, VL – ϕ SUB	–50 to +0.3	V	
	LH ϕ 1 β , H ϕ 1 β , H ϕ 2 β , GND – ϕ SUB ($\beta = A, B$)	–40 to +0.3	V	
Against GND	VDD1, VDD2, VOUT1, VOUT2, ϕ RG1, ϕ RG2 – GND	–0.3 to +22	V	
	V ϕ 1, V ϕ 2 α , V ϕ 3 α , V ϕ 4 – GND ($\alpha = A$ to D)	–10 to +18	V	
	LH ϕ 1 β , H ϕ 1 β , H ϕ 2 β – GND ($\beta = A, B$)	–10 to +6.5	V	
Against VL	V ϕ 2 α , V ϕ 3 α – VL ($\alpha = A$ to D)	–0.3 to +28	V	
	V ϕ 1, V ϕ 4, H ϕ 1 β , H ϕ 2 β , GND – VL ($\beta = A, B$)	–0.3 to +15	V	
Between input clock pins	Potential difference between vertical clock input pins	to +15	V	*1
	H ϕ 1 β – H ϕ 2 β ($\beta = A, B$)	–6.5 to +6.5	V	
	LH ϕ 1 β , H ϕ 1 β , H ϕ 2 β – V ϕ 4 ($\beta = A, B$)	–10 to +16	V	
Storage temperature		–30 to +80	°C	
Performance guarantee temperature		–10 to +60	°C	
Operating temperature		–10 to +75	°C	*2

*1 Guaranteed up to 24V when the clock width < 10 μ s and the clock duty factor < 0.1%.


*2 This product generates more heat compared to other Sony CCD products due to its specifications.

Be sure to thoroughly take radiation countermeasure and then use the product with the temperature of the bottom of the package in the operating temperature range.

Bias Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	V _{DD}	14.55	15.0	15.45	V	
Protective transistor bias	V _L	*1			V	
Substrate voltage adjustment range	V _{SUB}	7.8		13.4	V	*2
Substrate voltage adjustment precision	ΔV _{SUB}	Indicated voltage - 0.2	Indicated voltage	Indicated voltage + 0.2	V	*2
Reset gate clock	φ _{RG1} , φ _{RG2}	*3				

- *1 For the V_L setting, use the V_L voltage of the vertical clock waveform or the same voltage as the V_L power supply of the V driver.
- *2 The setting value of the substrate voltage (V_{SUB}) is marked on the back of the image sensor by a code. Adjust the substrate voltage to the indicated voltage externally. The adjustment precision is ±0.2V.
- *3 Do not apply a DC bias to the reset gate clock pin, because a DC bias is generated internally.



The codes and the actual values correspond as follows.

V _{SUB} code	1	2	3	4	6	7	8	9	A	C	d	E	f	G	h
Actual value	7.8	8.0	8.2	8.4	8.6	8.8	9.0	9.2	9.4	9.6	9.8	10.0	10.2	10.4	10.6

V _{SUB} code	J	K	L	m	N	P	R	S	U	V	W	X	Y	Z
Actual value	10.8	11.0	11.2	11.4	11.6	11.8	12.0	12.2	12.4	12.6	12.8	13.0	13.2	13.4

[Example] "h" → V_{SUB} = 10.6V setting

DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply current	I _{DD}		19.0		mA	*1

- *1 Connect the constant current source shown in the drive circuit example to V_{OUT1} and V_{OUT2}.


Clock Voltage Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	V_{VT}	14.55	15.0	15.45	V	1	
Vertical transfer clock voltage	V_{VH1}, V_{VH2}	-0.05	0	0.05	V	2	$V_{VH} = (V_{VH1} + V_{VH2})/2$
	V_{VH3}, V_{VH4}	-0.2	0	0.05	V	2	
	$V_{VL1}, V_{VL2}, V_{VL3}, V_{VL4}$	-8.3	-8.0	-7.7	V	2	$V_{VL} = (V_{VL3} + V_{VL4})/2$
	$V_{\phi V}$	7.5	8.0	8.35	V	2	$V_{\phi V} = V_{VHn} - V_{VLn}$ (n = 1 to 4)
	$V_{VH3} - V_{VH}$	-0.25		0.1	V	2	
	$V_{VH4} - V_{VH}$	-0.25		0.1	V	2	
	V_{VHH}			0.9	V	2	High-level coupling
	V_{VHL}			0.9	V	2	High-level coupling
	V_{VLH}			0.9	V	2	Low-level coupling
	V_{VLL}			0.7	V	2	Low-level coupling
Horizontal transfer clock voltage	$V_{\phi H}$	3.4	3.6	3.8	V	3	
	V_{HL}	-0.05	0	0.05	V	3	
	V_{CR}	$V_{\phi H}/2$			V	3	Cross-point voltage
Reset gate clock voltage	$V_{\phi RG}$	3.4	3.6	3.8	V	4	
	$V_{RGLH} - V_{RGLL}$			0.4	V	4	Low-level coupling
	$V_{RGL} - V_{RGLm}$			0.5	V	4	Low-level coupling
Substrate clock voltage	$V_{\phi SUB}$	22.2	23.0	23.8	V	5	


Clock Equivalent Circuit Constants

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	$C\phi V1$		5620		pF	
	$C\phi V2A, C\phi V2B, C\phi V2C, C\phi V2D$		3320		pF	
	$C\phi V3A, C\phi V3B, C\phi V3C, C\phi V3D$		3320		pF	
	$C\phi V4$		5620		pF	
Capacitance between vertical transfer clocks	$C\phi V12 (A, B, C, D)$		680		pF	
	$C\phi V13 (A, B, C, D)$		680		pF	
	$C\phi V14$		15000		pF	
	$C\phi V2 (A, B, C, D), 3 (A, B, C, D)$		100		pF	
	$C\phi V2 (A, B, C, D), 4$		220		pF	
	$C\phi V3 (A, B, C, D), 4$		680		pF	
Capacitance between horizontal transfer clock and GND	$C\phi H1$		82		pF	
	$C\phi H2$		56		pF	
Capacitance between horizontal transfer clocks	$C\phi HH$		30		pF	
Capacitance between reset gate clock and GND	$C\phi RG$		2		pF	
Capacitance between horizontal final stage transfer clock and GND	$C\phi LH1$		4		pF	
Capacitance between substrate clock and GND	$C\phi SUB$		1500		pF	
Vertical transfer clock series resistance	$R1$		56		Ω	
	$R2 (A, B, C, D)$		62		Ω	
	$R3 (A, B, C, D)$		68		Ω	
	$R4$		30		Ω	
Vertical transfer clock ground resistance	R_{GND}		16		Ω	
Horizontal transfer clock series resistance	$R\phi H$		4.3		Ω	
Reset gate clock series resistance	$R\phi RG1$		2.2		Ω	


- Note) 1. Expressions using parentheses such as $C\phi V12 (A, B, C, D)$ indicate items which include all combinations of the pins within the parentheses.
 For example, $C\phi V12 (A, B, C, D)$ indicates $C\phi V12A, C\phi V12B, C\phi V12C$ and $C\phi V12D$.
2. $C\phi V2\alpha 2\beta$ and $C\phi V3\alpha 3\beta$ ($\alpha = A$ to $D, \beta = A$ to D except α) are sufficiently small relative to other capacitance between vertical transfer clocks in the equivalent circuit, and are also below the measurement limit, so these are omitted from the equivalent circuit diagrams.



Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

Drive Clock Waveform Conditions

1. Readout clock waveform



2. Vertical transfer clock waveform




$$V_{VH} = (V_{VH1} + V_{VH2})/2$$

$$V_{VL} = (V_{VL3} + V_{VL4})/2$$


$$V_{\phi v} = V_{VHN} - V_{VLn} \quad (n = 1 \text{ to } 4)$$

3. Horizontal transfer clock waveform



V_{CR} is the cross-point voltage of the horizontal transfer clocks LH_{φ1β}, H_{φ1β} and H_{φ2β} waveforms that is on the H_{φ1β} rise side.
 "two" is the overlapped period with twh and twl of the horizontal transfer clocks LH_{φ1β}, H_{φ1β} and H_{φ2β}. (β = A, B)

4. Reset gate clock waveform



V_{RGLH} is the maximum value and V_{RGLL} is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, V_{RGL} is the average value of V_{RGLH} and V_{RGLL}.


$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming V_{RGH} is the minimum value during the interval twh, then;

$$V_{φRG} = V_{RGH} - V_{RGL}$$

V_{RGLm} is the negative overshoot level during the falling edge of RG.

5. Substrate clock waveform



Clock Switching Characteristics

(Horizontal drive frequency: 60.0MHz)

Item	Symbol	twh			twl			tr			tf			Unit	Remarks
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Readout clock	V _T	8.13	8.33						0.5			0.5		μs	During readout
Vertical transfer clock	V _{φ1} , V _{φ4} , V _{φ2α} , V _{φ3α} (α = A to D)										15		250	ns	When using CXD3400N
Horizontal transfer clock	H _{φ1β} (β = A, B)	4.5	5		4.5	5			3	3.5		3	3.5	ns	When driving at 3.4V during imaging, tf ≥ tr - 2ns
	H _{φ2β} (β = A, B)	4.5	5		4.5	5			3	3.5		3	3.5		
Horizontal final stage transfer clock	LH _{φ1β} (β = A, B)		6.5			6.5			1.5			1.5		ns	
Reset gate clock	φ _{RG}	2.5	3.0			10.0			1.5			1.5		ns	
Substrate clock	φ _{SUB}	1.3	1.35							0.5			0.5	μs	When draining charge

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	H _{φ1A} , H _{φ1B} , H _{φ2A} , H _{φ2B}	4.5	5		ns	

Spectral Sensitivity Characteristics

(excludes lens characteristics and light source characteristics)




Image Sensor Characteristics

(Ta = 25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	330	420		mV	1	1/30s accumulation
Saturation signal	Vsat	360			mV	2	Ta = 60°C
Smear	Sm		-95	-90	dB	3	All-pixel scan mode*1
			-83	-78			4/16-line readout mode
Video signal shading	SH			20	%	4	Zone 0 and I
				25			Zone 0 to II'
Dark signal	Vdt			4	mV	5	Ta = 60°C, 15 frame/s
Dark signal shading	ΔVdt			2	mV	6	Ta = 60°C, 15 frame/s, *2
Lag	Lag			0.5	%	7	

The maximum difference of the output signals between right and left output (Vout1, Vout2) is 10%.

*1 Same for center scan mode.

*2 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

Zone Definition of Video Signal Shading




Image Sensor Characteristics Measurement Method


Readout modes list

The readout method, frame rate, number of output lines and other information for each readout mode are shown in the table below.

Mode	Readout method	Addition method	Frame rate [frame/s]	Number of output lines of effective image data
All-pixel scan	All-pixel scan	None	15.0	2058
4/16-line readout	4/16-line readout	Vertical 2-line	37.54	257
Center scan	All-pixel scan	None	18.04 to 43.74	1600 to 246

Description of Readout Mode

The output methods for the following three readout modes are shown below.




Note) Blacked out portions in the diagram indicate pixels which are not read out.

1. All-pixel scan mode
 In this mode, all pixel signals are output in non-interlace format in 1/15s.
 All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

2. 4/16-line readout mode
 By reading out signals of four lines (1st, 5th, 8th and 12th line) for every 16 lines and adding two pixels in the horizontal register, all effective area signals are output at higher frame rate than all-pixel scan mode.
 The number of output lines is 257.

Description of Operation in Center Scan Mode

The center scan mode realizes high frame rates by sweeping the top and bottom of the picture with high-speed transfer and cutting out the center of the picture.



Measurement conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is measured at point [*A] in Drive Circuit.

Definition of standard imaging conditions

◆ Standard imaging condition I:

Use a pattern box (luminance: 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

◆ Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100s, measure the signal output (Vs) at the center of the screen, and substitute the value into the following formula.

$$S = V_s \times (100/30)$$

2. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal.

3. Smear

Set the measurement condition to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value of the signal output (VSm), and substitute the value into the following formula.

$$S_m = 20 \times \log \{ (V_{Sm}/150mV) \times (1/500) \times (1/10) \} \text{ [dB]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set the measurement condition to the standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum value (Vmax) and the minimum value (Vmin) of the signal output, and substitute the values into the following formula.

$$SH = (V_{max} - V_{min})/150mV \times 100 \text{ [%]}$$

5. Dark signal

Measure the average value of the signal output (Vdt) with the device ambient temperature 60°C and the device in the light-obstructed state using the horizontal idle transfer level as a reference.

6. Dark signal shading


After the measurement item 5, measure the maximum value (Vdmax) and the minimum value (Vdmin) of the dark signal output, and substitute the values into the following formula.

$$\Delta V_{dt} = V_{dmax} - V_{dmin}$$


7. Lag

Adjust the signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobos with the following timing, measure the residual signal (Vlag), and substitute the value into the following formula.

$$\text{Lag} = (V_{\text{lag}}/150) \times 100 [\%]$$



Drive Circuit




*1 Connect a constant current source with low collector output capacitance Cob value (current value 2 to 6mA) to the Vout1 and Vout2 pins (Pins 15 and 28). When performing oscillation, connect a resistor and/or a capacitor to the base. Select the optimum value from approximately 2 to 6mA for the constant current value and the rear-end emitter current value in consideration of the load capacitance.

*2 The Vs value can be adjusted in the range of 0.0 to 5.0V ± 5%. Raising the Vs potential reduces heat generated at the constant current source and buffer connected to the Vout1, Vout2 pin. Be careful because the value of the resistor connected to the constant current source and buffer transistor varies according to the value of Vs.


Drive Timing Chart

Vertical Sync, All-pixel Scan Mode, Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 2079$




*1 When using at a frame rate of exactly 15.0fps, set the fraction-adjustment lines. At the fraction-adjustment lines, $f_h = 1928$ bits, and thus the number of horizontal effective period clocks increases.


Vertical Sync, 4/16-line Readout Mode, Horizontal Drive Frequency 60MHz, $f_h = 6124$, $f_v = 261$




Vertical Sync, Center Scan Mode, when the Center 246 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 713$




**Vertical Sync, Center Scan Mode, when the Center 480 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 889$**




Vertical Sync, Center Scan Mode, when the Center 720 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 1069$




Vertical Sync, Center Scan Mode, when the Center 960 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 1249$




Vertical Sync, Center Scan Mode, when the Center 1200 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 1429$



Vertical Sync, Center Scan Mode, when the Center 1600 Lines are Cut Out,
Horizontal Drive Frequency 60MHz, $f_h = 1924$, $f_v = 1729$





Horizontal Sync, All-pixel Scan Mode/Center Scan Mode, Horizontal Drive Frequency 60MHz, $f_h = 1924$




* $f_h = 1924$ bits; however, when using at a frame rate of exactly 15.0fps, make 2079th V the fraction-adjustment line where $f_h = 1928$ bits.


Horizontal Sync, 4/16-line Readout Mode, Horizontal Drive Frequency 60MHz, $f_h = 6124$




Horizontal Sync, Center Scan Mode, Horizontal Drive Frequency 60MHz, $f_h = 1924$
 (Vertical Sync "b" Enlarged)




Horizontal Sync, Center Scan Mode, Horizontal Drive Frequency 60MHz, $f_h = 1924$
 (Vertical Sync "d" Enlarged)



Vertical Sync, All-pixel Scan Mode/Center Scan Mode, Horizontal Drive Frequency 60MHz, $f_h = 1924$
 (Vertical Sync "a" Enlarged)



Vertical Sync, 4/16-line Readout Mode, Horizontal Drive Frequency 60MHz, $f_h = 6124$
 (Vertical Sync "a" Enlarged)



Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Soldering

- (1) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 80°C.
- (2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in 2 seconds or less. For repairs and remount, cool sufficiently.
- (3) To dismount an image sensor, do not use solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.


3. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean room (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

4. Installing (attaching)

- (1) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



- (2) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (3) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.


- (4) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- (5) If the lead bend repeatedly and the metal, etc., clash or rub against the package, dust may be generated by the fragments of resin.
- (6) Acrylate anaerobic adhesives are generally used to attach image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the image sensor in place until the adhesive completely hardens. (reference)

5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminance objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloration of the color filters may be accelerated. In such a case, arrangements such as using an automatic iris with the imaging lens or automatically closing the shutter during power-off are advisable. For continuous use under harsh conditions exceeding the normal conditions of use, consult your Sony representative.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) Brown stains may be seen on the bottom or side of the package. But this does not affect the characteristics.

Package Outline

(Unit: mm)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference.
3. The bottom "C" of the package and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B" is (H, V) = (8.0, 7.1)±0.075mm.
5. The rotation angle of the effective image area relative to H and V is±1°.
6. The height from the bottom "C" to the effective image area is 1.41±0.10mm. The height from the top of the cover glass "D" to the effective image area is 1.49±0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
8. The thickness of the cover glass is 0.5mm, and the refractive index is 1.5.
9. The notch of the package is used only for directional index, that must not be used for reference of fixing.

PACKAGE STRUCTURE

PACKAGE MATERIAL	Plastic
LEAD TREATMENT	GOLD PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	1.20g
DRAWING NUMBER	AS-A13-01(E)

ICX625ALA-A

Spot Pixel Specifications

(CCD signal, Ta = 25°C)

Spot pixel	Spot pixel level	Number of allowable spot pixels by zone						Measurement method	Remarks
		0	I	II	II'	III	OB		
Black pixels at high light	$30\% \leq D$	20			No evaluation criteria applied			1	
White pixels at high light	$30\% \leq D$	0			No evaluation criteria applied				
Black pixels at low light	$4.0\text{mV} \leq D$	0			Note 2	No evaluation criteria applied		2	
White pixels in the dark	$5.6\text{mV} \leq D < 72.0\text{mV}$	40						3	Ta = 60°C, 1/30s storage
	$72.0\text{mV} \leq D$	0							
Black pixels at signal saturated	$D \leq 280\text{mV}$	0			No evaluation criteria applied			4	
Black or white pixels at electronic shutter operation	Same as for black pixels at low light.							5	

- Note) 1. D ... Spot pixel level. Black pixels at signal saturated are prescribed at the signal output in spot pixel part.
 2. The Zone II' specification applies to the black pixels at low light in the shaded area of Zone III on the monitor. (See the figure below.)

Spot Pixel Zone Definition

