

[Product Information]

Ver.1.0

IMX342LLA

Diagonal 27.9 mm (APS-C) CMOS solid-state Image Sensor with Square Pixel for Monochrome Cameras

Description

The IMX342LLA is a diagonal 27.9 mm (APS-C) CMOS active pixel type solid-state image sensor with a square pixel array and 31.49 M effective pixels. This chip features a global shutter with variable charge-integration time. This chip operates with analog 3.3 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and low PLS characteristics are achieved.
(Applications: FA cameras, ITS cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ◆ Global shutter function
- ◆ Input frequency
37.125 MHz / 74.25 MHz / 54 MHz
- ◆ Number of recommended recording pixels: 6464 (H) × 4852 (V) approx. 31.36 M pixels
 - Readout mode
 - All-pixel scan mode
 - Vertical / Horizontal 1 / 2 Subsampling mode
 - 2 × 2 Vertical FD binning mode
 - ROI mode
 - Vertical / Horizontal - Normal / Inverted readout mode
- ◆ Readout rate
 - Maximum frame rate in
 - All-pixel scan mode: 8 bit 35.4 frame/s, 10 bit: 35.4 frame/s, 12 bit: 25.8 frame/s
- ◆ 8-bit / 10-bit / 12-bit A/D converter
- ◆ CDS / PGA function
 - 0 dB to 24 dB: Analog Gain (0.1 dB step)
 - 24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)
- ◆ I/O interface
 - SLVS (2 ch / 4 ch / 8 ch switching) output (594 / 297 Mbps per ch)
 - SLVS - EC (1 Lane / 2 Lane / 4 Lane / 8 Lane) output (2.376 / 1.188 Gbps per Lane)
- ◆ Recommended lens F number: 2.8 or more (Close side)
- ◆ Recommended exit pupil distance: -100 mm to $-\infty$

Pregius

* Pregius is a trademark of Sony Corporation. The Pregius is global shutter pixel technology for active pixel-type CMOS image sensors that use Sony's low-noise CCD structure, and realizes high picture quality.

Sony reserves the right to change products and specifications without prior notice.

Sony logo is a registered trademark of Sony Corporation.

Device Structure

◆ CMOS image sensor			
◆ Image size	Diagonal 27.9 mm (APS-C)	Approx. 31.49 M pixels	All-pixel
◆ Total number of pixels	6480 (H) × 4870 (V)	Approx. 31.56 M pixels	
◆ Number of effective pixels	6480 (H) × 4860 (V)	Approx. 31.49 M pixels	
◆ Number of active pixels	6480 (H) × 4860 (V)	Approx. 31.49 M pixels	
◆ Number of recommended recording pixels	6464 (H) × 4852 (V)	Approx. 31.36 M pixels	All-pixel
◆ Unit cell size	3.45 μm (H) × 3.45 μm (V)		
◆ Optical black	Horizontal (H) direction: Front 0 pixel, rear 0 pixel Vertical (V) direction: Front 10 pixels, rear 0 pixel		
◆ Package	236 pin PGA		

Image Sensor Characteristics (Preliminary)

(Tj = 60 °C)

Item		Value	Remarks
Sensitivity (F8)	Typ.	915 mV	1/30 s accumulation
Saturation signal	Min.	1001 mV	

Basic Drive Mode

Drive mode	Recommended number of recording pixels	Maximum frame rate [frame/s]	Output interface	ADC [bit]
All pixel	6464 (H) × 4852 (V) approx. 31.36 M pixels	17.9	SLVS 8 ch	8
		35.4	SLVS – EC 8 Lane	
		14.4	SLVS 8 ch	10
		35.4	SLVS – EC 8 Lane	
		12.1	SLVS 8 ch	12
		25.8	SLVS – EC 8 Lane	
Vertical / Horizontal 1/2 subsampling	3232 (H) × 2426 (V) approx. 7.84 M pixels	67.4	SLVS 8 ch	8
		69.7	SLVS – EC 8 Lane	
		54.9	SLVS 8 ch	10
		69.7	SLVS – EC 8 Lane	
		46.1	SLVS 8 ch	12
		51.0	SLVS – EC 8 Lane	
2 × 2 Vertical FD binning mode	3232 (H) × 2426 (V) approx. 7.84 M pixels	67.4	SLVS 8 ch	8
		69.7	SLVS – EC 8 Lane	
		54.9	SLVS 8 ch	10
		69.7	SLVS – EC 8 Lane	
		46.1	SLVS 8 ch	12
		51.0	SLVS – EC 8 Lane	