Please enable JavaScript to view this site.

IDS Software Suite 4.96.1

Navigation: D: Specifications > GigE uEye RE PoE

Pixel preprocessing GigE uEye RE PoE

Scroll Previous Top Next More

The cameras use an integrated FPGA processor for pixel preprocessing. The diagram illustrates the sequence of preprocessing operations.

Fig. 646: Pixel preprocessing GigE uEye RE PoE

Fig. 646: Pixel preprocessing GigE uEye RE PoE

Operations marked with * are optional. Depending on the camera configuration they can be selected in the software.

© 2022 IDS Imaging Development Systems GmbH